I. Introduction
Most of real world signals are continuous in time and value called analog signals. But, compared to analog signals, digital signals have many advantages. So, there is a flow to transfer signal processing from the analog domain to the digital one like digital signal processing, which not only allows for a higher level of accuracy but also provides savings in power consumption and silicon area. It increases robustness in the circuit, speeds up the design process, brings flexibility and programmability, and increases the number of chances for design reuse. Because of above benefits of working in digital domain, there is a need to convert the analog real world signals to digital discrete-time and discrete-value signals. DSP processors process digital signals, hence analog to digital converters (ADC) are required to convert the analog signals to digital signals. After processing of signals, the output needs to be converted back to its analog form, hence DAC is used. Here DAC is designed for Successive Approximation ADC which may be further used for bio-medical and video applications.
II. Background
Digital to analog converters operating at moderate speeds and their moderate resolutions are used in many applications. These DACs often consume low power. The classical DAC using two capacitors was proposed in [2] and is shown in Figure 1 . The DAC starts its conversion from the LSB. This DAC can be used as a sub-DAC in an ADC, but the ADC will then required to convert the input completely before the LSB becomes available at DAC for processing. This usually slows down the operation of the ADC considerably. Figure 2 . This low power 5MS/s switched capacitor DAC has been designed in 0.18μm CMOS n-well process. The resolution of DAC is taken to be 8-bit. Its practical implementation is shown in Figure 3 . The incoming data stream is fed to the DAC with MSB facing first. If the current bit, d, is a 1, the charge which is hold by C 2 is transferred to the integrator. If the bit d is 0, then the capacitor C 2 is discharged to ground. This process continues until the LSB is reached. In each and every cycle, charge is transferred in quantities from the "master" capacitor C 1 to C 2 and hence either integrated with output or discarded to ground in exact correspondence with the bit under conversion. For an N-bit DAC, number of clock cycles required are N to finish the conversion, hence is widely used as an important component in Successive Approximation ADC. At the end of N cycles, the output is available at the output of op amp. All the switches are implemented by using transmission gate. 
III. Operation Of Dac

IV.
Dac Design Specifications 
V. Op-Amp For Dac
Out of various op amp architectures folded cascode op amp is best suited for switched capacitor applications. So, folded cascode op amp is designed keeping in view the total power consumption of DAC is less than 500μW. This power is distributed between op amp and switches, since folded cascode consume more power than the other op amp configurations, hence power budget is divided as 400 μW plus 100 μW. Circuit diagram of folded cascode op amp is shown in Figure 4 . With the given power constraint of op amp, the typical corner analysis of op amp gives power consumption of 306.5 μW. The op amp is made to run at all process corners. Gain and phase plot of op amp is shown in Figure 5 and Figure 6 respectively. The designed op amp meets all the desired specifications. Since resolution of DAC is 8-bit, hence the op amp should have minimum gain of 54.18 dB. Theoretical gain of folded cascode op amp is given by: A v ≈ g m1 + g mb 3 r o3 r o1 ∥ r o5 ∥ g m7 + g mb 7 r o7 r o9 . 
VI. Switch For Dac
Given DAC uses transmission gate as a switch. The sampling speed of DAC is given by two factors: the on-resistance of the switch and the value of the sampling capacitor. Thus, to achieve a high speed, a switch with large aspect ratio and a small capacitor must be used. The value of R on i.e. the on-resistance is given by R on = μ n C ox 
VII. Switch Designing
The product of the ON-resistance and the capacitive load of the transistor determine the bandwidth. Using, the sampling frequency to be 5Ms/s, the values of R and C can be calculated and hence, the aspect ratio of MOSFET. Transmission gates are used as a switch which encounters two main problems: clock feed-through and charge injection. These problems are reduced to minimum by replacing capacitor C 1 in Figure 2 by the circuit shown in Figure 9 . Now during φ start the reference voltage V ref is sampled as before. Again, the circuit looks the same during phase φ 1 . However, in phase φ 2 at which the voltage on C 2 is being processed, the master capacitor C 1 is placed in the feedback loop of an op amp which forces the voltage across C 1 to remain constant and maintain its level. Any perturbations due to charge injection or charge loss from C 1 are compensated by the op amp. As a result of this, the charge corresponding to the reference voltage sampled across C 1 at the beginning of the conversion process can be hold more accurately. Output of DAC using this proposed method for reducing charge leakage is shown in Figure 10 . The DAC is designed for low power consumption. Present work on DAC consumes the power in the order of milli-watts, but this DAC consumes very low power of 493.8 μW. 
VIII. Performance Comparison
IX. Conclusion
The DAC is designed for resolution of 8-bit. Sampling speed is taken to be 5MS/s and power dissipation achieved is 493.8 μW. The output of DAC converges to the final value without decreasing from its previous analog value. Simulation results shows that DAC dissipates power of 493.8 μW and output of DAC increases for input"1". The conversion starts from MSB and the output voltage is obtained using a switched capacitor integrator. Few of design issues that limit its performance have been discussed. Although no concern on linearity is specifically addressed, various techniques can be used for its improvement also. Such enhancements as well as the design of the improved DAC can be included in the future work. Since the designed DAC failed at SF corner and FS corner because the output of DAC decreases even for "1" input. This problem may be due to charge leakage through capacitor C 1 , hence improved charge storage circuit need to be designed to extend this work in future.
